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Differential Power Processing for Ultra-Efficient Data Storage
Ping Wang, Student Member, IEEE, Yenan Chen, Member, IEEE, Jing Yuan, Student Member, IEEE,
Robert C. N. Pilawa-Podgurski, Member, IEEE, Minjie Chen, Senior Member, IEEE
Abstract—This paper presents the hardware, software, and
power co-design of an ultra-efficient data storage server with
differential power processing (DPP). DPP can reduce the power
conversion stress, improve the efficiency, and enhance the func-
tionality of modular power electronics systems. The power
inputs of a large number of hard-disk-drives (HDDs) were
connected in series and supported by a multiport ac-coupled
differential power processing (MAC-DPP) converter through a
multi-winding transformer. Methods for controlling the multi-
input multi-output (MIMO) power flow in the multi-winding
transformer while avoiding core saturation were investigated.
A 10-port MAC-DPP prototype with 700 W/in3 power density
was built to support a 450 W HDD storage system with 10
series-stacked voltage domains. The prototype was tested on a
50-HDD server testbench, and the overall system loss is below
1 W (99.77% system efficiency). The server was able to maintain
high-speed reading and writing operation of all 50 HDDs against
the worst hot-swapping scenarios. A variety of hardware/software
configurations and many cloud storage techniques were tested on
the fully functioning server. Experimental results show that the
energy efficiency of large-scale information systems (CPU/GPU
clusters, memory banks, HDD arrays, etc.) can be greatly
improved by software, hardware, and power co-design.
Index Terms—differential power processing, energy-efficient
computing, multiport converter, data center, multi-winding trans-
former, distributed control
I. INTRODUCTION
ARTIFICIAL intelligence, cloud computing, and internet-of-thing applications have stimulated explosive growth
in high performance computing and data center infrastructure.
Data centers currently contribute about 2% of the U.S. total
electricity [1]. A recent IDC report estimated that the global
datasphere will grow from 33 Zettabytes (ZB) in 2018 to 175
ZB by 2025 [2]. To keep up with the rapidly growing storage
demands, data storage systems, one of the major power-
demand infrastructure in data centers, need efficient power
delivery solutions. High efficiency and high power density
power electronics are needed to maximize the storage capacity
per unit volume and to support the efficient operation and
sustainable development of data storage systems.
The hardware, software, and power architectures in a data
storage system are usually designed independently. Storage
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Fig. 1. Conventional power deliver architecture in data centers. Power from
the grid is delivered through multiple stages to the low voltage loads.
Fig. 2. A data storage server with series stacked power delivery architecture.
It comprises a cluster of N×M HDDs divided into N series-stacked voltage
domains with differential power processing.
servers nowadays are still using a classic power delivery
architecture developed for the single server scenario - each
server is connected to an ac voltage bus through an ac-dc PFC
converter followed by multiple dc-dc converters for a variety
of IT equipment (e.g., 0.8 V∼12 V for CPUs, RAMs, and
HDDs), as shown in Fig. 1. In this multi-stage architecture,
the overall system efficiency tends to be low, as the full load
power is processed sequentially by each stage. It is challenging
to design high voltage conversion ratio dc-dc converters with
high efficiency and high power density, especially if galvanic
isolation is needed [4].
A recent trend in data center power architecture is to
distribute 48 V∼54 V dc power on the rack level [5], [6]. A
dc voltage bus is created and an uninterruptible power supply
(UPS) is placed on the rack. The dc distribution approach
reduces the power conversion stages and improves energy
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Fig. 3. Circuit diagrams of a few example DPP topologies: (a) Load-to-load DPP; (b) Switched-capacitor DPP; (c) Dc-coupled DPP; (d) Proposed MAC-DPP.
The MAC-DPP architecture offers reduced power conversion stress, higher efficiency, smaller magnetic size, and lower component count.
TABLE I
COMPARISON OF SEVERAL TYPICAL DPP TOPOLOGIES
Topology Load-to-load DPP Switched-capacitor DPP Dc-coupled DPP(half-bridge)
MAC-DPP
(half-bridge)
Switch count 2N − 2 2N 4N 2N
Switch voltage stress 2Vload Vload Vload or Vbus Vload
Magnetic components N − 1 inductors N − 1 inductors N two-winding transformers one N -winding transformer
Power conversion stages multiple stages multiple stages two “dc-ac-dc” stages one“dc-ac-dc” stage
Port-to-port isolation non-isolated non-isolated galvanic-isolated galvanic-isolated
Publication [10]–[14] [9], [19] [10]–[12], [15]–[18] This work
efficiency. Compared to a traditional 12 V intermediate bus
architecture, delivering power at 48 V∼54 V dc bus can
reduce the conduction loss and leverage the existing 48 V
telecom power ecosystem. To deliver power from the 48 V
dc voltage bus to low voltage IT equipment, conventional
power architecture employs numerous dc-dc converters with
a variety of output voltage levels, and full load power needs
to be processed by these dc-dc converters. In data storage
servers, hard disk drives (HDDs) and solid-state drives (SSDs)
are highly modular with uniform voltage ratings (3.3 V, 5 V, or
12 V) and similar power consumption, there are opportunities
to adopt series-stacked power delivery with differential power
processing to realize inherent voltage step down [7].
Differential power processing (DPP) has been proved ef-
fective in a wide range of applications including solar photo-
voltaic converters [8]–[13], battery balancers [14]–[16], com-
puters and servers [17]–[19]. In this paper, for the first time,
differential power processing is applied to data storage servers,
enabling holistic co-design of hardware, software, and power
architectures. Fig. 2 illustrates the key principles of a data
storage server with differential power processing architecture.
N voltage domains are connected in series to the dc bus. Each
voltage domain supports M HDDs connected in parallel. The
HDDs in each voltage domain consume similar load power
with little power difference. Thus, the vast majority of power
is directly delivered to the loads, and only a small amount of
power difference is processed through differential power pro-
cessing, yielding significantly reduced power conversion stress
and improved energy efficiency. The decrease in processed
power of the DPP converter also reduces the converter failure
rate, making for more reliable power delivery [18]. The highly
uniform load profiles of HDDs and SSDs make differential
power processing attractive in data storage applications.
This paper presents the design and implementation of
a data storage server with series-stacked differential power
processing. A multiport ac-coupled differential power pro-
cessing (MAC-DPP) converter is presented to couple all
series-stacked voltage domains through a single multi-winding
transformer. The proposed system features reduced component
count, smaller magnetic volume, and lower differential power
conversion stages compared to other existing DPP solutions
[8]–[19]. Non-isolated fully coupled DPP solutions exist [20],
but coupling all ports together through a multi-winding trans-
former offers the highest modularity and extendability − the
DPP architecture can be linearly extended without customizing
the design of each port. Other key design considerations of
the MAC-DPP architecture, including magnetics, control, and
packaging, are also presented.
A 450 W 10-port MAC-DPP prototype was built to support
a storage server containing 50 HDDs, which are configured
into 10 series-stacked voltage domains (5 HDDs×10). High-
speed data transfer across different voltage domains was
achieved with standard communication protocols (e.g., SAS,
SATA). A distributed phase-shift (DPS) control strategy was
utilized to route the differential power flow and regulate the
voltage of each domain. It was able to maintain the normal
operation of the storage server against the worst-case hot-
swapping scenario. The storage server was also tested with
various storage strategies including direct storage and many
different Redundant Array of Independent Disks (RAID) levels
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[21]. Experimental results show that the energy efficiency of
large-scale information systems can be greatly improved by
differential power processing.
The remainder of this paper is structured as follows:
Section II compares several different DPP topologies and
clarifies their design tradeoffs as well as the advantages of the
MAC-DPP architecture. Section III analyzes the fundamental
principles of avoiding saturation in the multi-winding trans-
former. Section IV presents the strategy of controlling multi-
input-multi-output (MIMO) power flow for voltage regulation.
Detailed experimental results are provided in Section V,
including the design of a 10-port MAC-DPP prototype and
the hardware and software configuration of a 50-HDD storage
server testbench. Finally, Section VI concludes this paper.
II. MULTIPORT-AC-COUPLED DPP ARCHITECTURE
Many DPP converter topologies have been proposed. Fig. 3
compares the proposed MAC-DPP architecture against other
typical existing DPP solutions. Fig. 3a shows a load-to-load
DPP architecture which uses a bidirectional buck-boost circuit
to process the differential power between two neighboring
loads [10]–[14]. Compared to DPP converters that connect
each load to the input dc bus [10]–[12], the load-to-load
DPP converter has reduced switch voltage stress (2Vload).
However, the differential power between two non-adjacent
loads has to go through multiple power conversion stages
due to the laddered structure. This creates higher power
conversion losses and limits the system dynamic performance.
Fig. 3b shows a resonant ladder switched-capacitor DPP (SC-
DPP) topology [9], [19]. The ladder SC-DPP converter can
achieve high efficiency and high power density, but during
load transient, it can only transfer power between neighboring
voltage domains within one switching cycle. If two voltage
domains are not directly connected, it takes multiple switching
cycles to transfer energy from one domain to the other. An
alternative DPP approach is to employ multiple isolated dc-dc
converters (e.g., flyback, dual active bridge (DAB), etc.) and
connect each voltage domain to a virtual dc bus or an input
dc bus, as depicted in Fig. 3c [10]–[12], [15]–[18]. The dc-
coupled DPP architecture can transfer power directly between
two arbitrary loads. Compared to laddered-structure based
DPP options (Fig. 3a∼3b), this architecture is more scalable
and can offer better dynamic performance. However, the dc-
coupled DPP topology requires multiple magnetic elements
(i.e., transformers) as well as high component count, which
increases the cost and total converter size. Moreover, the
differential power needs to go through at least two “dc-ac-
dc” stages from one port to another, resulting in additional
power conversion stress and losses [22].
As shown in Fig. 3d, the proposed MAC-DPP architecture
connects each voltage domain to a multi-winding transformer
through a dc-ac unit. The differential power of each voltage
domain is coupled to the multi-winding transformer. The dc-
ac inverter can be implemented as a half-bridge inverter with
a dc blocking capacitor. Other dc-ac inverter circuits, such
as full-bridge inverters, or Class-E-based inverters, are also
applicable [23]. The power transferred between two different
loads is galvanically isolated and is bidirectional. Table I lists
the detailed comparison of different DPP architectures. Param-
eters are calculated assuming half-bridge implementation for
all dc-ac units. The advantages of the proposed MAC-DPP
architecture include:
• Fewer “dc-ac-dc” power conversion stages: The MAC-
DPP architecture directly transfers power between two
arbitrary ports with one single “dc-ac-dc” conversion stage.
Existing DPP solutions usually need two or more “dc-ac-dc”
stages when delivering power between two arbitrary loads.
The reduced power conversion stress improves the system
dynamic performance and reduces the losses.
• Reduced component count: In the MAC-DPP architecture,
one voltage domain is connected to one dc-ac unit, and n
voltage domains only need n dc-ac units, which are reduced
by half compared with dc-coupled DPP architecture. MAC-
DPP architecture is highly modular. Its component count is
among the lowest of the existing DPP options, leading to
reduced cost and improved power density.
• Smaller magnetic size: Compared to the dc-coupled DPP
converter that needs multiple transformers, the MAC-DPP
architecture has only one magnetic core. In principle, the
magnetic core area of a multi-winding transformer is deter-
mined by the highest volt-second-per-turn of all windings
instead of the winding count, and is not directly related
to the number of windings. In a MAC-DPP architecture
with a fully symmetric configuration, each dc-ac unit has
an identical voltage rating, and all windings have identical
volt-second-per-turn, which will stay the same as the wind-
ing count increases. Therefore, the core area of a multi-
winding transformer in the MAC-DPP is roughly the same
as that of a two-winding transformer in other isolated DPP
options. Only the window area increases as the winding
count increases. Theoretically, the MAC-DPP architecture
can reduce the magnetic core area by n times compared
to other isolated DPP implementations (n is the number of
series-stacked voltage domains).
Nevertheless, the main purpose of this paper is to demon-
strate the effectiveness of DPP architecture for ultra-efficient
data storage. While a fully coupled MAC-DPP topology is
considered as attractive and selected for prototyping, other
DPP topologies are also applicable with a variety of tradeoffs.
III. MULTI-WINDING TRANSFORMER DESIGN
One challenge of designing a MAC-DPP converter is to
build a high performance miniaturized multi-winding trans-
former with a single magnetic linkage. A basic requirement
is to effectively couple all windings without saturating the
magnetic core. In a two-winding transformer, the cross-section
area of the core is determined by the maximum volt-second-
per-turn in the windings. Here, this rule is extended to the
generalized multi-winding cases. Fig. 4 shows the magnetic
flux diagram in the magnetic core of the multi-winding trans-
former. There are two types of magnetic flux in the core:
(a) magnetizing flux, which is coupled with each individual
winding: Φi; and (b) leakage flux, which leaks out through
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Fig. 4. Magnetic flux in the magnetic core of a multi-winding transformer
with a single magnetic linkage. Φi is the magnetizing flux, and ∆Φij is the
leakage flux.
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Fig. 5. Waveforms of winding volt-per-turn and peak-peak flux variation.
the spacing between two windings: ∆Φij = Φi − Φj . The
magnetizing flux of a specific coupled winding is linked to
the Vk(t)/Nk (volt-per-turn) by Faraday’s Law.
Fig. 5 shows two example arbitrary periodic waveforms of
the voltage at two windings. The shaded area (volt-second-per-
turn) is the peak-peak flux variation within one period. The
maximum magnetizing flux in the core is:
ΦmaxM =
1
2
× max
k=1,...,n
{∆Φk} =
1
2
× max
k=1,...,n
{∫ tb k
ta k
Vk(t)
Nk
dt
}
.
(1)
The maximum leakage flux in the core is:
ΦmaxL =
1
2
× max
k=1,...,n−1
{∫
tpos
(
Vk(t)
Nk
− Vk+1(t)
Nk+1
)
dt
}
,
(2)
where tpos represents the time period of the positive integral.
As a result, the maximum flux density in a multi-winding
transformer (with a single flux linkage) is located at the
spacing between two windings if the winding voltages have
opposite phases (assuming equal voltage amplitudes at all
ports). The maximum flux density in the spacing area increases
as the phase-shift between the two winding voltages increases.
To avoid saturating the core, the minimum core area should
be designed for the maximum volt-second-per-turn, and the
spacing distance between two windings should be designed
for the maximum phase-shift between two neighboring ports.
Whether a core will saturate or not is independent of the
number of windings. A large number of windings driven by
different voltage sources can be coupled to a single magnetic
linkage without saturating the core, as long as the maximum
volt-second-per-turn does not exceed the designed limit. Ex-
tended discussions on saturation and finite element modeling
results are presented in Appendix I.
If all windings are driven by square wave voltage sources
with the same volt-per-turn amplitude V0 and period T , the
maximum magnetizing flux in the core is:
Φmax =
1
2
∫
T
2
V0dt =
1
4
V0T. (3)
The maximum magnetizing flux is independent from the num-
ber of windings n, and is only determined by the maximum
volt-second-per-turn (V0T ) of all windings. Accordingly, the
minimum core area (Amin) of a multi-winding transformer
driven by an arbitrary number of square wave voltage sources
with amplitude of V0 is:
Amin =
Φmax
Bsat
=
V0T
4Bsat
. (4)
Therefore, coupling many voltage domains with a single
linkage multi-winding transformer can significantly reduce
the required magnetic core volume of a multiport topology.
This is the fundamental reason why the proposed MAC-DPP
architecture can achieve much higher power density and better
magnetic utilization than other isolated DPP implementations.
Compared to non-isolated DPP options without transformers
[20], the MAC-DPP architecture also offers reduced power
conversion stress (fewer “dc-ac-dc” stages), lower component
voltage rating, higher modularity, and lower component count.
IV. POWER FLOW CONTROL OF MAC-DPP CONVERTER
Another challenge of designing the MAC-DPP converter is
to control the multi-input-multi-output (MIMO) power flow.
As shown in Fig. 6, the MAC-DPP converter is a MIMO
system. All ports are bidirectional and are closely coupled with
the multi-winding transformer. The multi-winding transformer
together with the series inductors is indeed an N-port passive
network, whose port voltages and currents are connected by
an N×N impedance matrix:
Z = jw

L11 + Ls1 M12 . . . M1n
M21 L22 + Ls2 . . . M2n
...
...
. . .
...
Mn1 Mn2 . . . Lnn + Lsn
. (5)
Here Lii is the self-inductance of the ith winding, Mij,(i 6=j)
is the mutual inductance between windings, and ω is the
angular frequency of the system. Lsi is the series inductance
of each winding, which can be either implemented as discrete
inductors or the transformer leakage inductance. To analyze
the MIMO power flow, the N -port passive network (multi-
winding transformer with series inductor) is converted into a
delta network as depicted in Fig. 7. Here, the dc-ac units are
implemented as half-bridge or full-bridge circuits, which can
be modeled as square-wave voltage sources with normalized
voltage amplitudes. Each branch inductor , Lij,(i6=j), which
links the ith and the jth port can be directly obtained from the
admittance matrix of the passive network [24]:
Y = Z−1 =
1
jw
y11 . . . y1n... . . . ...
yn1 . . . ynn
 , Lij = − 1
N1N2yij
. (6)
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Fig. 6. Picture of the multiport-ac-coupled (MAC) converter. Series inductors
can be implemented as leak inductors of the multi-winding transformer.
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The N -port passive network is represented by a delta network, and each dc-ac
unit is modeled as a square-wave voltage source.
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) and
branch inductor current (I13) with phase-shift modulation.
The MIMO power flow can be modulated by adjusting the
phase-shift at each port (Fig. 7 and 8). Other power flow
modulation methods, such as time-sharing modulation [25],
are also applicable. When adjusting the phase-shifts, the power
flow delivered through each branch inductor (Lij) can be
calculated in the same way as that in a dual active bridge
(DAB) converter [26], and the power flow carried by each
grounded inductor (Lgi) is reactive power which has no impact
on the average power of each port. Thus, the total average
power feeds into the passive network from the ith port is:
Pi =
n∑
j=1
ViVj
2πfsNiNjLij
φij
(
1− |φij |
π
)
. (7)
Open-loop phase-shift modulation is capable of controlling
the multiway differential power flow in steady state, but the
(a)
(b)
Fig. 9. (a) Block diagrams of the distributed phase-shift (DPS) control
strategy. (b) Equivalent individual control loop for each port.
system may run into oscillation without feedback control.
According to (7), the input average power of one port, Pi
(i.e. input differential power in the MAC-DPP system) is
related with the phase-shifts of all the ports {φ1, φ2, ..., φn}.
The closely-coupled power flow brings challenges to the port
voltage regulation, especially in the case where a large number
of loads are stacked in series.
One way to control the closely-coupled power flow in a
MIMO system is to decouple the control loop either with an
inverse matrix [27], [28] or using iterative algorithms (e.g.,
Newton-Raphson method [29], [30]) to solve the nonlinear
power flow equations. The port phases are modulated by
a central controller. However, these methods have heavy
computational demands, making it challenging to meet the
dynamic requirements for fast load transients. Also, they are
less scalable to large-scale DPP systems of numerous series-
stacked loads. A simplified decoupling method was proposed
in [30], [31], where the power flow equations are linearized
assuming each port has a negligible phase-shift. However, the
strictly-restricted phase-shift places a limit on the maximum
power rating of the converter. Also, the applicable phase-shift
range was not specified in these methods, which may push the
system out of the stable operation region.
A distributed phase-shift (DPS) control strategy as proposed
in [32] was adopted to regulate the port voltage. DPS control
is simple, effective, and scalable. It fits particularly well to
large scale ac-coupled multiport architectures. Fig. 9 illustrates
the principles of the DPS control. Each port utilizes a voltage
feedback loop to adjust its own phase (φi) based on the locally
measured port voltage (Vi). As plotted in Fig. 7, the power flow
(Pij) through any branch inductor (Lij) is monotonous to the
phase difference (φij) in the range of [−π2 ,+
π
2 ]. Therefore,
the total input power (Pi) at the ith port is also monotonous
to its own phase (φi), if all the port phases are within the
range of [−π4 ,+
π
4 ], which is the applicable phase-shift range
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for applying DPS control without oscillation.
The stability of the DPS control framework is studied by
analyzing the system transfer functions as illustrated in Fig. 9.
Reference [32] presented a systematic approach to modeling
the MAC-DPP converter with an arbitrary number of ports.
The modeling approach accurately captures the impacts of
power losses, and derives the system transfer function matrix
(Gs) that describes the dynamics from any control phase-
shift (φi) to port voltage (Vj). The non-diagonal elements
(Gsij(i6=j)) of the transfer function matrix reflects the interac-
tions between different control loops. In the DPS control, the
interactions between different feedback loops are considered as
disturbances, so the coupled control system can be simplified
as multiple standalone feedback control loop at each port,
as shown in Fig. 9b. Based on the derived system transfer
function, the loop gain of individual control loop is:
GLi(s) = GPI i(s)×Gsii(s)×Hi(s) (8)
Here GPI i(s) is the PI controller parameters. Gsii(s) is
the diagonal elements of the system transfer function matrix.
Hi(s) is the transfer function of the sampling circuitry. The
explicitly derived loop gain can be used to analyze the dynamic
performance of the system. Through designing the phase
margin of each control loop, the oscillation caused by interac-
tions between different ports is minimized. The DPS control
is highly modular and scalable, and can support large-scale
MAC-DPP systems with numerous series voltage domains.
V. A PROTOTYPE DATA STORAGE SERVER WITH
DIFFERENTIAL POWER PROCESSING
This section presents the details of a MAC-DPP supported
data storage server, including the power stage design, the data
communication infrastructure, and the software configuration
of the testbench. A Backblaze 4U 45 Drive Storage Pod is
selected as the base model for the server. The original server
comprised an Intel i3-2100 3.10 GHz CPU, a Supermicro
MBD-X9SCM-F motherboard, 8 GB RAMs, and forty-five
2.5-inch 320 GB HDDs (TOSHIBA MQ01ABD032V). After
modification, the original 450 W power supply in the server
was replaced with a MAC-DPP converter, and the 45 HDDs
were extended to 50 HDDs. The power and communication
configuration of the SATA-to-PCIe extension card was modi-
fied to enable data transfer across different voltage domains.
Fig. 10a shows an annotated photograph of the Backblaze
server with an original ac-dc power supply, and Fig. 10b shows
the same Backblaze server after modification, where it is now
powered by an ultra-efficient and miniaturized 10-port 450 W
MAC-DPP power converter. The HDD server testbench was
tested with a variety of data center tasks to validate the applica-
bility of the MAC-DPP prototype. It was also tested in various
storage modes to systematically analyze the performance of
the MAC-DPP converter and provide guidelines for hardware,
software, and power architecture co-design.
A. DPP Power Stage for the Storage Server
This subsection introduces the design of the DPP power
stage. Fig. 11 shows the circuit topology of the 10-port MAC-
(a)
(b)
Fig. 10. Pictures of the Backblaze server (a) with the original ac-dc power
supply; (b) after replacing the power supply with MAC-DPP converter. The
power and communication circuitry are reconfigured.
DPP prototype. The dc-ac units are implemented as half-
bridge circuits with dc blocking capacitors, and all ports
are ac-coupled to a 10-winding transformer. The port-to-port
operation of this converter is the same as that of a DAB
converter with a 1:1 conversion ratio. It offers the lowest power
conversion stress, and can realize soft switching across the
full operation range [33]. The 50 V dc bus is split into 10
series-stacked 5 V voltage domains to support fifty 2.5-inch
HDDs. The DPS control units are implemented as standalone
phase-shift modules synchronized by a system clock. The
voltage sampling circuits and isolated PWM signal circuits
are designed as scalable modules as depicted in Fig. 12. In
each driving and sampling module, a bootstrapping circuit
(annotated in red) is utilized to create a dc bias voltage on the
capacitor and generate an isolated PWM signal referred to the
floating negative node (V−). The voltage sampling circuit (in
blue) uses a resistive divider to scale down the positive node
voltage (V+) and sends it back to the controller. The driving
and sampling circuit together with the distributed phase-shift
module can be further integrated into the half-bridge power
stage, enabling fully integrated modular building blocks for
the MAC-DPP architecture.
Tradeoffs are needed to balance the cost, size, efficiency,
power density, and other design targets. Multi-objective op-
timization is an effective way to select the parameters of a
sophisticated system to meet multiple design targets [34], [35].
Based on a detailed loss analysis as presented in Appendix II,
switching at a higher frequency can improve the MAC-DPP
converter’s light load efficiency, but may reduce the maximum
power that can be delivered from port-to-port. The switching
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Fig. 11. Topology of a 10-port MAC-DPP converter with dc-ac units
implemented as half-bridge circuits.
Fig. 12. Modular isolated PWM driving circuit (in red) and voltage sampling
circuit (in blue) at each port.
frequency of this prototype was selected as 100 kHz. Other
key design parameters of the prototype are listed in Table II.
Fig. 13 shows the top and side view of the MAC-DPP
prototype. To create symmetric winding paths, the 10-winding
transformer is placed in the middle, surrounded by the
10 ports. The driving, sampling circuit and the power stage are
all included. The prototype is 40 mm×35 mm in area, 7.56 mm
in height, and the total volume is only 10.58 cm3 (0.64 in3).
Fig. 14 shows the 3D assembly view of the 10-winding
PCB planar transformer. Two PCB boards are stacked and
Fig. 13. Annotated top view and side view of the 10-port MAC-DPP
prototype. The prototype is 40 mm×35 mm in area and 7.56 mm in height.
(a)
▪ ▪
(b)
Fig. 14. (a) 3D assembly view of the stacked PCB planar magnetics; (b)
Winding patterns on main power board (4 layers) and bottom cover (6 layers).
integrated with an ELP18/10 magnetic core, whose effective
core area is 39.5 mm2. To avoid saturation, the core area is
selected as two times of the minimum core area calculated
from the Eq. (4). This area is comparable to that of a
two winding transformer with the same volt-seconds-per-turn.
Since the additional window area is negligible, the MAC-DPP
prototype reduces the magnetic volume by 10 times compared
to a 10-port dc-coupled DPP converter. Fig. 14b shows the
PCB patterns of the ten windings. Each winding consists of
one single turn in one PCB layer. The main power board
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Fig. 15. The 450 W 10-port MAC-DPP prototype and a U.S. quarter. The
peak system efficiency is >99%, and the peak converter efficiency is >96%.
TABLE II
BILL-OF-MATERIAL OF THE MAC-DPP CONVERTER
Device & Symbol Component Description
Half-Bridge Switch, S1 ∼ S10 DrMOS, CSD95377Q4M
Blocking Capacitor, CB1 ∼ CB10 Murata X5R, 100 µF × 3
Series Inductor, Ls1 ∼ Ls10 Coilcraft SLC7649, 100 nH
Port Voltage, V1 ∼ V10 5 V
Switching Frequency, fsw 100 kHz
Transformer Core Ferroxcube, ELP18-3C95
Main Power Board Winding 2 oz, single turn × 4
Bottom Cover Winding 2 oz, single turn × 6
comprises four windings, while the bottom cover comprises
six windings, which are connected vertically to the main power
board through vias. The copper thickness of the PCB is 2 oz.
Since all windings are single-turn PCB windings, and the
core has high permeability, the magnetic field distribution
within the core can be approximated as 1D. Many models can
capture the high-frequency skin and proximity effects in 1D
planar magnetics and provide guidance to the geometry design.
For example, reference [36] presents a systematical approach
to modeling the impedance and current distribution in multi-
winding planar magnetics, which can be used as a guideline
to design the windings in the multi-winding transformer.
Fig. 15 shows the MAC-DPP prototype in comparison with
a U.S. quarter. The MAC-DPP prototype is a 10-port dc-dc
converter, and all ten ports are bidirectional ports. Fig. 16
shows the measured efficiency of the converter under a variety
of different power delivery scenarios. Each port is connected
to a 5 V DC source/load and switching at 100 kHz. A few
ports are connected in parallel as input ports, and a few other
ports are in parallel as output ports. The entire MAC-DPP con-
verter functions equivalently as a one-to-one converter. When
delivering power from 9 ports to 1 port, current concentrates
at one port. Since conduction loss increases quadratically as
current increases, the 9-port-to-1-port scenario dissipates large
loss at one port, yielding the lowest efficiency. The 5-port-
to-5-port case has the highest efficiency because the power
conversion stress is well distributed. The peak port-to-port
conversion efficiency is 96.5% when delivering power from
5 ports to 5 ports. The peak efficiency in the worst power
Fig. 16. Port-to-port power converter efficiency in different cases. When
delivering 40 W from 9 ports to 1 port, the hot-spot temperate of the output
port reached 114 °C under 110 CFM airflow.
Fig. 17. System power conversion efficiency (total load power: 450 W).
delivery scenario (9-port-to-1-port) is still maintained above
95%. Limited by the concentrated heat at one port, the MAC-
DPP prototype can deliver a maximum of 40 W power from 9
ports to 1 port when the hot-spot temperature of the output port
reaches 114°C under 110 CFM airflow. Appendix II presents
a detailed loss analysis of the MAC-DPP prototype. Two key
figure-of-merits are defined to evaluate the DPP performance:
• System Power Rating: The MAC-DPP converter is de-
signed for a DPP system with 10 series-stacked voltage
domains. The system power rating is defined as the maxi-
mum overall load power that the DPP system can support
for the desired application, which is different from the
actual power processed by the power converter. In a DPP
system, the load power, Pi at each voltage domain changes
between [0, Pmax]. The differential power that the MAC-
DPP converter needs to process in the ith domain is:
∆Pi =
∣∣∣∣∣Pi −
∑10
i=1 Pi
10
∣∣∣∣∣ . (9)
The maximum differential power at one port is reached if
nine voltage domains have no load while the remaining one
operates at full load (Pmax) or if one voltage domain has
no load and the other nine are operating at full load. In
this case, the maximum differential power that the MAC-
DPP converter needs to deliver from 9 ports to 1 port is
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10Pmax, which is 40 W according to Fig. 16. As a result,
the maximum power of each voltage domain, Pmax, is
approximately 45 W, and the maximum load power that
the 10-port MAC-DPP converter can support is 450 W. The
power density of the MAC-DPP converter is 700 W/in3.
• System Efficiency: The system efficiency of the MAC-DPP
system is defined as the overall load power of all voltage
domains divided by the input power from the dc bus:
ηsys =
∑10
i=1 Pi
Pinput
= 1− Ploss
Pinput
. (10)
Ploss is the power loss resulting from differential power
processing. In a DPP system, the processed differential
power is a small portion of the total load power, so only a
small amount of power loss is generated and the system
efficiency of a DPP converter can be much higher than
the converter efficiency. Define the ratio between the total
processed differential power and the total load power as:
r =
∑10
i=1 ∆Pi/
∑10
i=1 Pi. The generated power loss of the
MAC-DPP converter can be calculated as:
Ploss = r ·
10∑
i=1
Pi · (1− ηcon), (11)
ηcon is the converter efficiency of the MAC-DPP prototype.
Based on the converter efficiency in Fig. 16 and Eq. (10)-
(11), the system efficiency when the server is working at
450 W full load is estimated in Fig. 17.
A well-designed storage server usually has uniformly-
allocated storage tasks among many HDDs. Each HDD has
similar reading/writing power consumption. On a series-
stacked HDD array (in Fig. 2), many HDDs are connected
in parallel in one voltage domain. The power demands of
different voltage domains are usually very close to each other
with a very low differential power ratio. Therefore, as shown
in Fig. 17, the MAC-DPP prototype can maintain over 99%
system efficiency of a 450 W data storage server if the
differential power ratio is below 13.5%, which covers most
of the operation conditions of the storage server. Compared
to the conventional 50V-5V dc-dc power delivery solutions
for HDDs, the proposed MAC-DPP converter can achieve
extremely high system efficiency with very small converter
size, and can significantly improve the storage capacity per
unit volume in storage servers.
B. Data Link Infrastructure for the Data Storage Server
Fig. 18 and Fig. 19 shows the detailed implementation of
the high-speed data link infrastructure across series-stacked
voltage domains. The data link infrastructure comprises three
layers. The 50 HDDs are divided into 10 groups, and each
group contains five 2.5-inch HDDs in parallel on a SATA III
port multiplier, namely backplane board. Ten backplanes in
different voltage domains transfer data to the SATA-to-PCIe
extension card through isolated differential signals with dc
blocking capacitors. Indeed, the SATA/SAS protocol signal
is differential. By simply removing the common ground wires
and adding blocking capacitors to the SATA/SAS differential
(a)
×
×
×
(b)
Fig. 18. Data link infrastructure of the series-stacked HDD server testbench:
(a) Three-layer data link block diagram. (b) Component connection diagram.
Fig. 19. Isolated SATA wiring pattern of the modified Backblaze storage
server. The three ground wires are removed, and the four differential signals
are capacitive isolated. Note the SATA extension cards selected in this
prototype have internal isolation capacitors. No external capacitors are needed.
signal links, the isolated signal transfer across voltage domains
is achieved without major modification to standard communi-
cation protocols and existing wiring configuration, as shown
in Fig. 19. At Layer 2, a group of SATA-to-PCIe extension
cards are placed on the same voltage domain. They are directly
connected to the motherboard through PCIe Express slots. The
3-layer data link infrastructure is scalable to large-scale data
storage systems with numerous stacked voltage domains.
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Fig. 20. Experimental setup for the HDD read/write speed comparison
between isolated SATA and standard SATA communication. Ten 2.5-inch
HDDs are in series to a 50 V dc bus. The same HDD was swapped from
the first voltage domain (isolated SATA) to the last domain (standard SATA)
to test the read/write speed in sequential and 4KB random mode. The speed
were tested using the disk drive benchmark tool, CrystalDiskMark V6.0.
TABLE III
HDD READ/WRITE SPEED COMPARISON OF ISOLATED SATA AND
STANDARD SATA LINK
Reading (MB/s) Writing (MB/s)
Sequential 4KB Random Sequential 4KB Random
Isolated 104.0 1.037 104.1 1.036
Standard 104.3 0.987 104.1 1.055
Fig. 20 demonstrates the experimental setup for the HDD
read/write speed test of the isolated SATA communication
based on a disk drive benchmark tool, CrystalDiskMark V6.0.
Ten 2.5-inch HDDs are connected in series to a 50 V dc bus.
In this experiment, one HDD was swapped from an isolated
voltage domain to a ground-referenced voltage domain, and
the reading and writing speed were compared. As listed
in Table III, both the sequential read/write speed and 4KB
random read/write speed are nearly the same in two different
SATA connections. The results indicate that the bottleneck of
SATA transmission speed is the read/write speed of mechanical
HDDs, and is independent of whether the SATA connection
is grounded or not. In applications where a high data rate is
needed, the isolated SATA transmission can also be replaced
with optic fibers, which are by nature isolated, and can offer
higher communication bandwidth.
C. Complete Function Test for the Data Storage Server
Fig. 21 and Fig. 22 shows the 50-HDD storage server
testbench with a LabVIEW monitoring system. A Linux based
operating system (Ubuntu) is installed to manage the reading,
writing, and hot-swapping functions. A dc voltage source
(QPX-600D) is utilized as the 50 V dc bus.
A LabVIEW system was set up to monitor the power
consumption of the HDD server testbench. The monitoring
system utilizes an NI-compactDAQ (cDAQ-9178) together
with extendable analog input modules (NI9221 and NI9227)
to simultaneously sample the voltages and currents of all the
10 voltage domains as well as the input voltage and current
of the dc bus. The sampling rate of each voltage or current
sampling channel is 1600 Samples/s (the sampling period is
about 620 µs), and the sampled voltage and current were
calibrated by a Keysight Digital Multimeter (34401A). In
the LabVIEW console shown in Fig. 23, the voltage and
current of ten voltage domains are monitored in real time,
including the voltage ripple, load power, and differential power
of each voltage domain as well as system efficiency, etc. The
LabVIEW monitoring system is also capable of recording the
system dynamic response when hot-swapping HDDs.
An HDD usually has two operating states: (a) reading or
writing, each HDD used in this hardware setup consumes
about 2.8 W to drive the motor; (b) idling, each HDD in
the hardware setup consumes about 0.7 W to maintain active.
In data centers, the reading/writing operation of each HDD
is commanded by external software requests. To validate the
MAC-DPP architecture on the HDD server with typical data
center tasks, a random reading/writing program was created,
in which each HDD has a 20% probability to perform read-
ing/writing tasks and 80% probability to stay idling at any
time instant. Fig. 24 shows the measured voltage and current
waveforms of the ten voltage domains under the random read-
ing/writing test. The average power of each voltage domain
is about 9 W, consisting of the random HDD load power
and the power consumption of the Backplane board. Due
to the random reading/writing tasks, the load currents were
fluctuating continuously, but the voltages of all the domains
were maintained stably at 5 V. The random reading/writing
task was run for one hour, during which the accumulated input
and load energy was recorded, as listed in Table IV. The total
input energy from the dc bus was 333.801 kJ, while the total
load energy (including energy consumptions of HDDs and
backplanes) was 333.031 kJ, so the average system efficiency
was as high as 99.77%. The testing results show that the MAC-
DPP converter can feed power to the ten voltage domains with
very high system efficiency.
Maintaining a dc voltage within a narrow ripple range is of
great importance for the robust operation of HDDs. A typical
requirement for 2.5-inch HDDs is to regulate the voltage
within 5% of the nominal value (250 mV out of 5 V). In data
centers, to avoid interrupting the normal operation, HDDs are
usually removed or replaced while the server systems are still
running (i.e. hot swapping). Hot swapping induces large load
current transient, bringing challenges to voltage regulation.
In the random reading/writing experiment, a worst-case hot-
swapping test was performed, where an entire voltage domain
(five HDDs and one backplane) was abruptly pulled out and
plugged in. In this scenario, the differential power change at
one port reaches the maximum, resulting in the largest voltage
fluctuation during the transient. Distributed phase shift control
regulates the voltage of the ten voltage domains. Fig. 25 shows
the measured port voltage and load current waveforms at the
5th and 6th voltage domain during the hot-swapping test. A
2.2 mF electrolytic capacitor was included at each port, and the
5th domain was hot-swapped while the HDDs in other voltage
domains were kept performing the random reading/writing
task. During the hot-swapping, the voltage transition was very
smooth. The fluctuation is almost negligible. Fig. 25 also
shows that the current variation during swapping in is higher
than that of swapping out, because of the current overshoot
caused by the motor spinning up when swapping in. The
behavior indicates that the transient performance of a DPP
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Fig. 21. Side view of the HDD server testbench with the MAC-DPP converter. Fig. 22. Top view of the HDD server testbench with the MAC-DPP converter.
Port Voltages: Port Currents:
Fig. 23. LabVIEW real-time monitoring system. It measures and records the voltage and current waveforms of all ten series-stacked domains, and calculates
the system efficiency in real time. In this example, the input power is 93.31 W, the load power is 92.99 W, and the system efficiency is 99.79%.
TABLE IV
LONG-TERM RANDOM READ/WRITE TESTING RESULTS
Elapsed Time Input Energy Load Energy System Efficiency
60 min 333.801 kJ 333.031 kJ 99.77 %
system on an HDD server should be designed for the case of
hot-swapping. A soft starting circuit can also be implemented
to meet higher requirements on HDD voltage ripple.
Benefiting from the control strategy to support hot-
swapping, the DPP system is robust against device failure. By
connecting a protection device in series with the loads in each
voltage domain which fails as open (e.g., a fuse or a current
limiting device), the challenge of managing a failure condition
is translated into a managing a hot-swapping transient - the
voltage domain which has a fault condition is removed from
the series stack and the power is instantly redistributed.
Since the MAC-DPP prototype is designed to support 45 W
peak power at each voltage domain, the transient response of
the prototype was also tested in an extreme case with 25 W
load step change in one voltage domain (i.e. 56% of full load
step change). In the test, each series-stacked voltage domain
was connected to an electronic load. All the load currents
were kept at 1 A except for the current at port #6, which
was stepped up from 1 A to 6 A and then returned back
to 1 A, as shown in Fig. 26. The MAC-DPP converter can
successfully limit the overshoot of the “hot-swapping” port
voltage to 250 mV with only 0.5 ms settling time, fulfilling
the 5% voltage ripple requirements. Fig. 26 also indicates that
the load step change in one port induces voltage fluctuation on
other ports (e.g., V5), but they can also be effectively controlled
by the DPS control strategy. These hot-swapping experiments
verified that the designed MAC-DPP prototype is capable of
maintaining a smooth operation of the HDD server against the
worst-case hot-swapping scenarios.
Hot swapping leads to unbalanced load power, yielding
reduced system efficiency. As more voltage domains are
swapped out, the power mismatch between different voltage
domains usually increases. Fig. 27 shows the measured system
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Fig. 24. Experimental waveforms of all voltage domains at random reading/writing test measured by LabVIEW: (a) voltage waveforms; (b) current waveforms.
Fig. 25. Transient response when hot-swapping an entire voltage domain
(removing 5 HDDs from port #5) of the HDD server testbench. Voltage
measurements are ac-coupled, and current measurements are dc-coupled.
Fig. 26. Transient response of a 25 W step load change at port #6. The
settling time is 0.5 ms, and the voltage overshoot is less than 250 mV. Voltage
measurements are ac-coupled, and current measurements are dc-coupled.
efficiency in the random reading/writing test when different
numbers of voltage domains were swapped out. The overall
load power decreased as more voltage domains were removed,
and the system efficiency also dropped. In the worst case
where nine voltage domains were out, the system efficiency
dropped to 94.7%. Under this circumstance, power was deliv-
ered to the load bypassing nine voltage domains. The lowest
efficiency, 94.7%, is still comparable to that of the state-of-
the-art 10:1 dc-dc converters. A DPP solution can offer much
higher efficiency than dc-dc converters in most cases.
Fig. 28 shows the thermal images of the MAC-DPP con-
verter operating in different load conditions. Both thermal
images were taken after the testbench running for over 10
minutes. The experiment is performed under 25°C ambient
temperature with no forced airflow. At the beginning when all
HDDs were doing the same random reading/writing tasks, the
load power was very balanced with only a small amount of
differential power to be processed by the MAC-DPP converter.
The temperature distribution on the MAC-DPP converter was
uniform, and little hot-spot could be observed. The transformer
is the hottest component due to core loss. When all five HDDs
of an entire voltage domain were removed, the hot-swapping
port delivered about 9 W differential power to the other 9
ports. Since the current at the hot-swapping port was roughly
the summation of currents of all other 9 ports, its loss was
much higher than others. A significant temperature rise was
observed at the hot-swapping port (port #8 in this case) as
shown in Fig. 28b. In this worst case, the temperature of the
MAC-DPP converter was still maintained lower than 40 °C
without forced air cooling.
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Fig. 27. Measured system efficiency when different number of voltage
domains were swapped out. The average overall load power is annotated aside
each data point. The system efficiency drops as more HDDs were removed.
(a) (b)
Fig. 28. Thermal images of the MAC-DPP prototype in (a) balanced load
and (b) hot-swapping an entire voltage domain. The thermal images were
measured at 25°C ambient temperature after the testbench running for 10 min
without forced air flow.
Fig. 29. Comparison of the 10-port MAC-DPP prototype with many state-
of-the-art commercial 48V-5V dc-dc converters. The MAC-DPP converter
achieves over 10x power loss reduction compared with most of industry
products with top-ranking power density. This comparison is based on the DPP
system efficiency. The port-to-port converter efficiency is shown in Fig. 16.
The size of the Microcontroller is not included in the volume calculation.
Fig. 29 compares the system efficiency and power density
of the MAC-DPP prototype with many state-of-the-art com-
mercial 48V-to-5V dc-dc converters. Benefiting from the DPP
architecture and the single “dc-ac-dc” power delivery path,
the MAC-DPP prototype can support a 450 W HDD server
with about 1 W of loss (99.77% system efficiency), reducing
the power loss by 10x compared to most of the commercial
products. By employing the MAC-DPP topology, the prototype
has a smaller overall magnetic volume and lower component
(a) (b)
Fig. 30. Two different RAID levels: (a) RAID 0 (striped volume); (b) RAID
1 (mirrored volume) [21].
count compared to many other DPP topologies. The MAC-
DPP converter is miniaturized with a power density above
700 W/in3, which is higher than most commercial products.
The voltage sampling circuit and isolated driving signal circuit
are all included in the MAC-DPP prototype and are considered
in volume calculation. The microcontroller (TI F28379D) is
off-board and is not included in the power density calculation.
D. Software, Hardware, Power Architecture Co-Design
The performance of the DPP system is closely related
to the load power variation between series-stacked voltage
domains. In data centers, hardware infrastructure and software
algorithms will have an impact on the power consumption, and
thus influencing the performance of power converters. There
are opportunities to investigate software, hardware, and power
co-design of large-scale computing systems in data centers,
such as CPU/GPU clusters, memory banks, and HDD arrays.
RAID (Redundant Array of Independent Disks) is a popular
data storage architecture adopted in commercial cloud storage
HDD arrays [21]. It combines multiple HDDs into one or more
logical units in order to improve storage reliability or storage
speed. Fig. 30 demonstrates two typical RAID configurations:
(a) RAID 0, where the data is divided into multiple parts
(namely striped) and written into multiple disks in parallel;
there is no redundancy of data, but the storage speed is
improved. (b) RAID 1, where the data is duplicated and stored
in multiple disks (namely mirror); the storage speed is the
same as for a single disk, but the storage reliability is improved
due to the data redundancy. Other RAID levels like RAID 5
(striped with parity check), RAID 10 (striped and mirrored),
etc. are extensions of these two RAID levels.
The MAC-DPP system was tested together with different
storage architectures. RAID 0 and RAID 1 levels were applied,
and a 10 GB file chunk was utilized as a testing sample. Fig. 31
shows the implementation of four different RAID levels on the
10× 5 HDD array. The following five modes were tested:
1) Vertical RAID 0: The 10 GB file chunk was striped into
10 HDDs across 10 voltage domains. Each HDD was
written into 1 GB file chunk.
2) Horizontal RAID 0: The 10 GB file chunk was striped
into 5 HDDs within one voltage domain. Each HDD was
written into 2 GB file chunk.
3) Vertical RAID 1: The 10 GB file chunk was mirrored
into 2 HDDs across two voltage domains. Each HDD was
written into 10 GB file chunk.
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Fig. 31. Implementation of different RAID levels on the 10× 5 HDD array.
HDDs can be vertically or horizontally grouped together into RAID systems.
4) Horizontal RAID 1: The 10 GB file chunk was mirrored
into 2 HDDs within one voltage domain. Each HDD was
written into 10 GB file chunk.
5) Direct Storage: The 10 GB file chunk was directly
written into one single HDD.
A systematic performance analysis of the HDD server is
performed. Time consumption, system efficiency, and energy
consumption of the HDD array when writing the 10 GB file
sample under different storage strategies were measured in
LabVIEW, and the experimental results are shown in Fig. 32.
As indicated by the results, RAID 0 offers faster transmission
speed due to the mechanism of parallel storage. Although
RAID 1 needs higher HDD energy consumption, it provides
higher storage redundancy. Fig. 32b shows that vertical RAID
0 has the highest system efficiency. Horizontal RAID 1 is
the least efficient. This is because the load distribution of
vertical RAID 0 is the most balanced across different voltage
domains, but horizontal RAID 0 has the most unbalanced load
distribution. The difference of system efficiency in different
HDD storage architecture will be more distinct in larger HDD
arrays with more HDDs included in the storage tasks. Due
to the limited bandwidth, the advantages of parallel storage
speed were not completely exploited. Because of these non-
ideal factors involved in the test, a more rigorous study is
needed to fully reveal the advantages and disadvantages of
grouping HDDs in different ways. However, it can still be
distinctly concluded from the results that vertical RAID modes
have higher system efficiency and lower energy consumption
compared with the horizontal counterparts due to more bal-
anced power distribution among different voltage domains.
It suggests that storage algorithm and storage architecture in
data centers can be optimized to allocate storage tasks more
balanced across different voltage domains, creating a more
balanced load power, and thus greatly improving the overall
performance of the system.
VI. CONCLUSION
This paper presents the design and implementation of the
first data storage server supported by series-stacked differential
(a)
(b)
(c)
Fig. 32. Experimental results of writing test under different storage architec-
tures. HDD server performance was analyzed in multiple aspects including:
(a) time consumption; (b) system efficiency; (c) energy consumption of the
overall system (including working/idling HDDs and backplanes), or just the
HDDs accessed by the writing test.
power processing. A MAC-DPP architecture was developed
to offer reduced component count, a single ”dc-ac-dc” power
conversion stage, and the smallest magnetic size. The multi-
winding transformer is implemented as a closely coupled PCB
planar transformer. A distributed phase-shift control strategy
was implemented for the MAC-DPP converter. A 450 W 10-
port MAC-DPP converter was designed and tested in a 50-
HDD data storage server testbench. The HDD server can
maintain normal reading/writing operation against the worst
hot-swapping scenario for the HDDs. The storage server was
also tested in an extreme case when 25 W load was hot-
swapped at one port. The transient response of the MAC-
DPP system meets the requirements of typical HDDs, and the
system efficiency for a 450 W storage server remains above
99% for a majority of operating conditions. The storage server
was also tested with various HDD storage modes including
direct storage and different RAID levels. Experimental results
showed that the performance of large-scale modular informa-
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Fig. 33. (a) FEM simulation setup: two windings are driven by two sinusoidal
voltage sources of different phase-shits. (b) Simulated magnetic flux density
inside the core at the phase-shift of 0 degree and 180 degree respectively.
Fig. 34. Maximum magnetic flux density in the spacing between two adjacent
windings when sweeping the voltage phase-shift from 0° to 180°.
tion systems can be greatly improved by software, hardware,
and power architecture co-design.
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APPENDIX I: FEM ANALYSIS OF THE MULTI-WINDING
TRANSFORMER
Fig. 33a shows an example transformer simulated in AN-
SYS Maxwell to validate the design guidelines with finite
element modeling (FEM). This transformer has a ferrite planar
core (ELP18/10 with µr = 1000). Each winding has one
single turn. Two sinusoidal voltage sources (2.5 V amplitude,
100 kHz) were connected to the two windings. Fig. 33b
shows the simulated magnetic flux density inside the core with
different phase-shifts. If two voltage sources are in phase,
the magnetic flux density in the core is relatively uniform,
and the maximum flux density (Bmax) is low. When the
phase-shift increases to 180°, the two voltage sources have
exactly opposite phases, and the magnetic flux concentrates
at the spacing between two windings, leading to a high
Fig. 35. Estimated conduction loss when delivering power from 9 ports to 1
port at different switching frequencies.
Fig. 36. Estimated core loss and switching loss as a function of the switching
frequency from 50 kHz to 200 kHz. Gate drive loss is not included.
Fig. 37. Estimated total power loss of the MAC-DPP prototype when
delivering power from 9 ports to 1 port at different frequencies. The total
power loss includes conduction loss, core loss and switching loss.
peak flux density that might saturate the core. Fig. 34 shows
the maximum flux density of the spacing area between two
windings when sweeping the phase-shift from 0° to 180°. The
Bmax increases as the phase shift increases, indicating that
the spacing between two windings should be designed for
the maximum phase-shift. The voltage applied to the winding
terminals set the boundary conditions needed to be solved for
the magnetic flux density in the core.
As a result, to avoid saturating a voltage-source-driven pla-
nar transformer with multiple windings, the minimum cross-
section area of the core is determined by the maximum volt-
second-per-turn of the windings, and the minimum spacing
between two windings is determined by the maximum phase-
shift between them.
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APPENDIX II: MAC-DPP LOSS ANALYSIS
The performance of the MAC-DPP converter is directly
related to the operating conditions. The power loss consists
of core loss, conduction loss, and switching loss. Fig. 35-37
perform a loss analysis for the MAC-DPP converter under
different operating conditions. The core loss is calculated
by the Steinmetz’s equation with the fitted coefficient from
the Ferroxcube-3C95 datasheet. The root-mean-square (RMS)
current of each conduction path is calculated based on the
output load current and phase-shift between input and output.
Based on Eq. (7), when outputting the same amount of
power, the phase-shift of the DAB converter increases as
the switching frequency increases, leading to higher RMS
current and higher conduction loss as shown in Fig. 35a. When
operating at 200 kHz, the maximum output power of the MAC-
DPP converter is determined by the phase-shift. It delivers
26.3 W from 9-ports to-1-port at 90° phase-shift. When the
switching frequency is 150 kHz, 100 kHz, and 50 kHz, the
maximum power that the MAC-DPP converter can deliver are
34 W, 40 W, and 44.5 W respectively, limited by the maximum
allowable component temperature (Assume temperature limit
is reached when the conduction loss reaches the same value
as that of the experiment with 114 °C temperature in Fig. 16).
Fig 36 shows the estimated core loss and switching loss
as a function of the switching frequency. Fig. 37 shows the
estimated full system loss at different frequencies. The core
loss and switching loss dominate the system loss at light load.
The conduction loss dominates the system loss at heavy load.
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